Wideband pulse amplifier with 8 GHz GBW product in a 0.35 μm CMOS technology for the integrated camera of the Cherenkov Telescope Array ABSTRACT: A fully differential wideband amplifier for the camera of the Cherenkov Telescope Array (CTA) is presented. This amplifier would be part of a new ASIC, developed by the NECTAr collaboration, performing the digitization at 1 GS/s with a dynamic range of 16 bits. Input amplifiers must have a voltage gain up to 20 V/V and a bandwidth of 400 MHz. Being impossible to design a fully differential operational amplifier with an 8 GHz GBW product in a 0.35µm CMOS technology, an alternative implementation based on HF linearised transconductors is explored. Test results show that the required GBW product is achieved, with a linearity error smaller than 1% for a differential output voltage range up to 1 Vpp, and smaller than 3% for 2 Vpp.
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Introduction
The Cherenkov Telescope Array (CTA) is an international initiative to build the next generation observatory for ground-based gamma-ray astronomy. It just finished the Design Study Phase [1] with several open options for both telescope structure and camera. In some of them, the front-end electronics is based on an analogue memory which samples and stores the signal at more than 1 GHz [2] . The CTA observatory will have about 60 telescopes of various sizes, each with 1000 to 4000 channels (depending on the telescope size) of 16 bit dynamic range. This dynamic range (DR) is required on the one hand by the measurement of the single photo-electron signal (SPE) for calibration purposes, and on the other hand by the highest light pulse (5000 PE). As depicted in figure 1, this DR is achieved using two gains feeding two analogue memory channels per PMT pixel with a ratio 1:20, each with an effective 12-bit DR.
The NECTAr (New Electronics for the CTA array) collaboration [2] intends to build a new integrated circuit including most of the discrete components needed so far. It is one of the front end electronics options considered for the CTA cameras [1] . A gain in cost, reliability and camera performances can be achieved by maximizing the integration of the front-end electronics in an ASIC, a single GHz sampling chip. The first version of the chip is NECTAr0, it is based on the Sampling Analogue Memory (SAM) chip [3] fabricated in Austriamicrosystems 0.35µm CMOS technology. Here we present the design of the input amplifier for the high gain path of the new ASIC, which has been prototyped on a dedicated die. Low gain is indeed unity gain and can be performed just bypassing the amplifiers. High gain amplifiers must have a voltage gain of 20 and a bandwidth of 400 MHz for a 3 pF load [1] . Furthermore, amplifier linearity must be about 1%. Input referred series noise (e n ) power spectral density (PSD) must be smaller than 3 nV / √ Hzin order to perform SPE calibration at a PMT gain of 2 × 10 5 . Output excursion must be higher than 1.5 Vpp with a 3.3 V power supply.
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A fully closed loop solution based on voltage feedback amplifiers (OTA or OpAmp) is not feasible because a GBW product of more than 8 GHz is required, and the maximum GBW product that can be achieved in a 0.35µm CMOS technology is well below 1 GHz ( [4, 5] ). An alternative approach based on linearized high frequency (HF) transconductors is explored. As depicted in figure 2 , the transconductor, which includes dedicated circuitry to adjust the DC offset in order to be properly DC coupled to an ADC, is followed by a high swing current to voltage conversion, and finally a low output impedance closed loop buffer is used to drive a capacitive load.
Linearized HF transconductor
Linearized transconductors are the basic building block for G m C filters, which are often used in HF applications [6] . After analyzing and simulating several topologies, the bias offset cross coupled differential pair ( [7] and [8] ) has been selected, since it fulfills linearity, noise and bandwidth requirements. It can be readily shown that a perfectly linear transfer function can be obtained by means of two cross coupled differential transistor pairs operating in saturation [6] .
First, Wang and Guggenbuhl [7] used voltage shifters from the inputs to the gates of the transistors of the differential pairs to create the offset voltage. However, those voltage shifters introduce additional poles; thus limiting the bandwidth. Szczepanski et alt. [8] presented an alternative technique to overcome this limitation, the circuit is shown in figure 3 .
Both differential pairs are biased by a dc current I bias in combination with an adjustable floating voltage source Vb. Using the standard square-law of the MOS devices in saturation it can be shown, that the differential output current is I oD = KV b V iD , where K = 1/2µC ox W /L. Thus, the block exhibits a perfectly linear transconductance of value G m = KV b which is tuneable by varying the floating DC voltage source, provided that the output impedance of the source is low enough; otherwise G m depends also on I bias [8] . The floating low impedance voltage source is shown in figure 3. The voltage is controlled by the offset in the V gs of two matched PMOS transistors (M5/M6), drain current of M5 is fixed to I s whereas drain current of M6 is connected to a the controlled current source I c f , allowing to tune V b . Low output impedance is achieved thanks to the high-gain negative feedback including offset transistors M5/M6, differential amplifier M1/M2 and output transistor M4, which has a large W/L ratio in order to be able to cope with large I bias currents (up to 8 mA).
The transistor of the cross coupled differential pair must operate in saturation; the condition
2 sets the limit of the dynamic range of the circuit. Since both V b and K are proportional to G m , it means that there is a trade-off between power consumption, linearity and transconductance, which is linked to the noise and GBW performances. The former is dominated by the channel thermal noise of M1-M4 (figure 3 left) ; to achieve the required input referred noise, G m has to be larger than 5 mS. It has to be pointed out that cross-coupling degrades noise performance via G m subtraction. Concerning GBW product, having a gain of 20 V/V means that G m has to be as large as 15 mS; because, as discussed in next subsection, the current to voltage conversion is limited to < 1.5KΩ to preserve a minimal BW of 400 MHz. In order to achieve such a large G m , the W/L ratio of the transistor of the cross-coupled pairs has to be large, thus minimal length (0.35µm) and a large width (150µm) are used. Moreover, use of NMOST is mandatory, despite of its worst linearity because of body effect, with respect to PMOST in a NWELL technology.
Second order effects like channel length modulation, mismatch, mobility reduction and body effect degrade the linearity performance of the circuit. Since minimal channel length is used, the only way to minimize channel length modulation is through control of drain voltage, this is discussed in next subsection. Regarding mismatch, the input transistors are relatively large area devices with common centroid layout. Body effect will be present since no PWELL is available in this technology; however both the body effect and the mobility reduction effects can be partially compensated via properly scaling of the W/L ratios of both cross-coupled pairs [8] .
Large swing current to voltage conversion
As depicted in figure 4 , the output of the transconductor is sensed by the transimpedance amplifier composed by the regulated common gate transistor M5(M7) and the resistor R C . The input impedance of the common gate stage is decreased by the feedback provided by the wideband common source amplifier composed by M8(M6) and R F .
The motivation to achieve low input impedance at the source of M5(M7) is twofold. On the one hand, the bandwidth is not limited by the time constant related to this node, despite of the large capacitance (large transistors are required). On the other hand, it avoids linearity degradation via channel length modulation, since the drain voltage of the transistors of the cross-coupled differential pairs is kept nearly constant for the full dynamic range.
The folded structure maximizes the voltage swing in the output nodes, the only headroom is given by the minimal saturation V ds voltage for common gate transistors M5(M7) and current sources (2/3I bias ). Dominant pole of the amplifier is given by the only internal high impedance node, i.e. the output node. Taking into account the input capacitance of the output buffer, for a BW exceeding 400 MHz maximum R C should be 1.5KΩ.
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Gain for different Peak to Peak VoD (GmBO5) 
Output buffer
Final version of the output buffer is a closed loop buffer (for unity gain a GBW product of 400 MHz is sufficient) based on a low power class A/AB OpAmp. It is a Miller OpAmp with a NMOST as output transistor, therefore it possesses good capability to sink current to the load but the sourcing capability is limited by the PMOS current source that bias the output NMOST. Two additional mechanisms to boost the current sourcing capability for large signals have been added. A linear boost increases by a factor 2 the current that can be sourced to the load. Furthermore, a class B PMOST provides a second boost of an additional factor 6. The GBW product of the OpAmp exceeds 400 MHz, with a Phase Margin (PM) higher than 60 degrees. Thanks to the current boost, slew rate ranges from 1 to 1.5 V/ns for a 5 pF load, as function of the power consumption of the circuit, which can be adjusted from 1.5 to 3 mW. As shown in figure 2 , a series resistor at the output (R d ) helps to improve the phase margin, thanks to the compensation of the pole linked to the load capacitance C L . However, this limits the BW; thus, R d must be carefully tuned according C L . On the final chip, the output buffer must drive the input capacitance of the NECTAr analogue memory, which is about 3 pF. In the prototype tested here, however, the outputs of the amplifier are just connected to output pads for test, and the load capacitance exceeds 5 pF.
Measurement results
Normalized response of the amplifier for different pulse amplitudes is shown in figure 5 . Pulse shape at the output of the amplifier is preserved even for large pulses. Relative integral non-linearity (INL) error on the charge measurement for these pulses is shown in figure 5 . As discussed in section 2.1, linearity depends on I bias , which indeed dominates the power consumption. Thus, a trade-off between linearity and power consumption exists. Similar results are obtained for linearity measurements of the peak voltage.
Frequency response of the amplifier for different signal levels is shown in figure 6 . The response does not show non-linearity for output below 2 Vpp (figure 6 left). For test purposes R d was Figure 7 . Single photoelectron spectra at the nominal PMT gain (integration time is 10 ns). sized to achieve a minimal BW of 300 MHz, for a load capacitance of 5 pF, however the measured 3 dB cut-off frequency of the circuit is about 200 MHz. This is related either to an underestimation of C L either to process variations effects on R d , which is also sensitive to parasitic resistance because of its low value. This is not related to a limitation of the amplifier itself, as shown in figure 6 right, the BW is even slightly larger when an additional identical output buffer is added. This means that the measured cut-off frequency is given by the time constant R d × C L and that the intrinsic BW of the amplifier is much higher than 200 MHz, thus consistent with the 400 MHz expected from simulation. Standard deviation of the noise voltage at the output is about 1 mV rms, with a slight dependence on the gain of the circuit, thus on I bias and I c f . It corresponds to an e n of about 3 nV / √ Hz, which allows to perform single photoelectron calibration at the nominal PMT gain (2 × 10 5 ), as shown in figure 7 . Table 1 summarizes main performances of the circuit.
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An alternative method to implement fully differential wideband pulse amplifiers has been presented. A gain of 20 V/V (25 dB) can be reached, while preserving a BW of 400 MHz. Measurements show that linearity for fast pulses is at the few % level, thus comparable to solutions based on feedback OTA which are often limited by slew rate and other transient issues. The design exhibits a large degree of tuneability, as can be noticed from table 1. An amplifier with a GBW product of 8 GHz has been implemented and validated in a 0.35µm CMOS technology; it can be integrated with the analogue memory in a final chip.
Finally, we think it is worthwhile to comment that an extrapolation of the design to a nanometer CMOS technology [5] (below 180 nm), would lead to an overall BW exceeding 1 GHz (GBW product of 20 GHz), which may be interesting for the next generation of analogue sampling memories, among other applications. Nevertheless, worst matching and lower supply voltage of these technologies may arise some concerns. Regarding the former, the DC offset circuitry can manage additional offset. Main uncertainty would be the impact of the mismatch on the linearity of the transconductor. Concerning the later, the proposed architecture is inherently low voltage (headroom is just 2 saturation voltages as described in section 2.2), thus to achieve an output excursion of 1.5 Vpp, a 1.8 V supply voltage may be enough.
